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ABSTRACT 
 
A variety of defects in the Si/SiGe system are known to have detrimental 
effects on the electrical performance of metal-oxide-semiconductor field-effect 
transistors (MOSFETs) with strained Si channels. The ability to characterise 
individual defect types is therefore key for the production of high quality material. In 
this work we examine defects in the strained Si/SiGe system using two etching 
techniques and atomic force microscopy (AFM). For the first time, wavelength 
filtering techniques were applied to AFM images to identify non-destructively surface 
steps associated with misfit dislocations. Quantification of dislocation density with 
this method was in good agreement with results obtained from the etching techniques. 
The material consisted of strained Si layers on thin strain-relaxed buffers (SRB) 
grown by a carbon-induced relaxation technique. Using a single etch, threading 
dislocations in the strained Si layer were observed separately from those in the SRB, 
while pit-defects which formed in strained Si following thermal annealing could be 
observed and distinguished from threading dislocations. Using a different etching 
technique, stacking faults formed in supercritical thickness strained Si layers were 
clearly distinguished from misfit dislocations at the Si/SiGe heterointerface, enabling 
the density of stacking faults in the strained Si to be evaluated. Together with the 
AFM image filtering, these procedures enable a comprehensive characterisation of 
defects in the strained Si/SiGe system. The technique is suitable for high mobility 
epitaxial layers, employing high Ge contents, where partially relaxed supercritical 
thickness layers are often necessary.  
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INTRODUCTION 
 
In recent years, much attention has been given to strain engineering due to the 
resulting performance enhancement in highly scaled metal-oxide-semiconductor field-
effect transistors (MOSFETs). Higher electron and hole mobility in strained Si 
channels 
1
 compensates the loss in mobility experienced by carriers due to the use 
high- dielectrics in the gate stack and high doping densities in the channel and 
source/drain regions. Biaxial strain can be achieved with the growth of Si on a SiGe 
strain-relaxed buffer (SRB) and performance enhancements are promising, often 
exceeding 100% 
2-4
. SiGe SRBs can also be combined with insulating substrates to 
create strained-Si-on-insulator (SSOI) platforms 
5
 from which both uniaxial and 
biaxial SSOI devices can be realised 
6
. However, the strained Si/SiGe template used at 
the start of all these advanced device technologies is affected by many types of 
crystallographic defects which at present prevent full exploitation in high volume 
manufacturing.  
Different types of defect are ultimately observed as various forms of electrical 
performance degradation, varying in severity. Threading dislocations rise from both 
ends of misfit dislocation segments situated at the bottom of the SiGe SRB. Although 
a single threading dislocation is technically regarded as a defect in the material, only 
in large numbers do they have a significant electrical impact, with the carrier mobility 
in strained Si predicted to decrease when the threading dislocation density (TDD) 
exceeds 10
8
 cm
-2
 
7
. A high TDD may also occur locally in discrete regions on the 
wafer where dislocations are in close proximity to each other (pile-ups), thus inducing 
carrier scattering. 
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In contrast to the collective effect of threading dislocations, performance 
degradation has also been observed when other types of crystal defects exist 
individually. Misfit dislocations may develop at the strained Si/relaxed SiGe 
heterointerface by gliding of threading dislocation arms present in the epitaxial layers, 
most commonly when the equilibrium critical thickness of the strained Si overlayer 
has been exceeded 
8
. However, formation of misfit dislocations at the interface may 
also occur for subcritical overlayers in cases where gliding is confined within the SRB 
portion of the threading arm 
9,10
. In the MOSFET, interface misfit dislocations which 
extend between the source and drain may become electrically active resulting in 
increased off-state leakage 
11
.  
Stacking faults may develop from the dissociation of a misfit dislocation at the 
strained Si/SRB heterointerface into two partial dislocations with 30º and 90º 
geometries. High strain energy in the strained Si layer may cause the 30º partial to 
glide out to the surface generating a stacking fault which extends from the strained 
Si/SRB interface to the surface 
12
. The electrical impact of stacking faults on device 
operation can be seen as a combination of the individual effects of misfit and 
threading dislocations. A single stacking fault in the strained Si channel can degrade 
the device operation at both off- and on-state conditions. Depending on their relative 
position with respect to the source/drain regions and the gate, stacking faults cause 
threshold voltage shifts on devices due to the formation of potential barriers, lowering 
of the drive current through scattering and increase in off-state leakage by 
mechanisms such as field emission and enhanced impurity diffusion 
13
.  
In order to benefit from the high levels of strain possible using SiGe SRBs, it 
is first necessary to identify accurately and distinguish between different types of 
defect in each of the strained Si/relaxed SiGe heterostructure layers. A variety of 
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chemical solutions have been used for defect characterisation in Si and Ge, including 
preferential etches such as Secco 
14
, Wright 
15
, Schimmel 
16
 and HCl gas 
17
. However, 
they are classically designed for bulk material and are often unsuitable for thin layer 
characterisation. Although the etch rate and selectivity can be regulated by dilution, 
enabling the revelation of crystal defects in thin layers 
18,19
, defect identification by 
these techniques often yields ambiguous results. In particular, it is difficult to 
differentiate between a stacking fault and a misfit dislocation as both types of defect 
appear as straight lines on top-down images of the etched material. Several reports 
exist in which it has not been possible to distinguish between threading dislocations in 
the strained Si overlayer from those in the SRB and between stacking faults and misfit 
segments. It has thus been necessary to use to transmission electron microscopy 
(TEM) in order to ascertain unambiguously the precise nature of the defects 
20,21
, 
which is both costly and time consuming.  
In this study we combine two chemical etching techniques to identify stacking 
faults separately from misfit dislocations in the strained Si and in the underlying 
relaxed SiGe. Threading dislocations are also evaluated separately in the strained Si 
layer and in the SiGe SRB. Threading dislocations in the SRB (i.e. the threading arm 
portions extending from the SRB bottom and the strained Si/SRB interface) are 
unlikely to have a direct impact electrical performance since they are separated from 
the device active regions, yet the TDD in the SRB is frequently quoted as being the 
same as that in the strained Si layer (i.e. threading arm between the strained Si/SRB 
interface and the surface). This is a particular problem for devices fabricated on 
supercritical strained Si layers as the TDD in the strained Si may exceed that in the 
SRB due to surface half-loop nucleation of new dislocations 
20,22
. We also describe a 
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digital filtering technique developed for the first time to identify defects non-
destructively in the strained Si layer using AFM. 
 
 
EXPERIMENTAL 
  
Strained Si films of various thickness (12, 30 and 80 nm) were grown on thin 
SRB material using a C-induced relaxation technique described previously 
23,24
. A 200 
mm LPCVD ASM Epsilon reactor was used to grow the thin relaxed SiGe substrate 
on (001) wafers at 600 ºC. A Si0.78Ge0.22 layer was initially deposited, followed by a 5 
nm SiGeC layer to stimulate relaxation. A second C-free SiGe layer was subsequently 
deposited and the whole structure annealed for 30 seconds at 1000 ºC. Finally, a 200 
nm thick Si0.82Ge0.18 epitaxial layer was grown with a Ge composition of 18% to 
match the lattice constant of the underlying, partially relaxed SiGe. The final average 
relaxation of the thin SRB, measured by Raman spectroscopy, was ~ 90%.  
According to the theories of Matthews-Blakeslee 
8
 and Dodson-Tsao 
25
, the 
equilibrium critical thickness of a strained Si layer grown on the thin SRB produced is 
approximately 13 nm. The non-equilibrium critical thickness estimated from the 
theory of People-Bean 
26
 is 196 nm. Therefore, the 30 and 80 nm thick strained Si 
layers are metastable whereas the 12 nm thick layer is below the critical thickness. In 
order to stimulate further nucleation of dislocations in the metastable layers, sections 
of each wafer were subjected to a 30 second annealing stage at 1050 ºC. 
Defect analysis in the SRB used a modified Schimmel solution consisting of 
55% CrO3 (0.32 M) and 45% HF (49%). This is a preferential etch which attacks the 
defect vicinity more aggressively than the rest of the surface. However material 
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removal from the surface is still rapid (~ 5 nm/second for pure Si and ~ 9 nm/second 
for 18% SiGe 
19
). The strained Si layer is therefore quickly removed, leaving little 
time for defect decoration or assessment in the strained Si layer itself. A diluted Secco 
etch, which has a better selectivity, was therefore used to delineate defects within the 
strained Si layer. The Secco solution consisted of 1 part K2Cr2O7 (0.15 M), 2 parts HF 
(49%) and 6 parts deionised H2O, and produced very low surface etch rates (0.6 
nm/second for Si and 3.7 nm/second for 25% SiGe 
18
), allowing defects in the strained 
Si to be revealed before the layer was completely removed. 
For AFM analysis of the defects digital filters were applied to each of three 10 
x 10 m2 surface scans per sample in order to reveal fine morphological features. The 
filters consisted of a Hanning high-pass window which suppressed all correlation 
lengths longer than 500 nm. 
 
RESULTS AND DISCUSSION 
 
Micrographs of Schimmel-etched samples of as-grown and annealed (1050 ºC 
for 30 seconds) 80 nm strained Si layers are shown in figures 1(a) and 1(b), 
respectively. Based on the etch rate of the Schimmel solution in Si and Si0.82Ge0.18, it 
is estimated that the entire strained Si layer and ~ 90 nm of the SRB are removed 
following the 30 second exposure to the etch. Thus the etch-pits (dark spots) observed 
in figure 1(a) are attributed to threading dislocations in the SRB. Although it was 
confirmed that the TDD remained constant following annealing 
22
, the annealed 
sample in figure 1(b) exhibited a higher density of solid lines along the <110> 
orthogonal directions (2800 cm
-1
) compared with the as-grown sample (2200 cm
-1
). 
These lines are generally attributed to traces of misfit dislocations located at the 
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strained Si/SRB heterointerface. An increase in misfit dislocation density (MDD) 
following thermal exposure has previously been found in thin SRB material grown by 
a C-induced relaxation 
27
. Such additional misfit dislocations result from further 
compressive strain relaxation in the thin SRB when high temperature activates the 
SRB-confined glide of threading dislocations. However, from this etch alone it is not 
possible to ascertain whether the lines in figure 1 correspond solely to misfit segments 
or whether there is a contribution from stacking faults in the strained Si overlayer, 
since the latter would also be observed as solid lines. Stacking faults are usually 
shorter than the misfit segments but because they follow the same orientation as misfit 
dislocations and there is a high MDD, stacking faults would be obscured using this 
Schimmel etch experiment.  
Etch-pits are also visible in figure 1(b) and may be due to threading 
dislocations or pit-defects. Pit-defects are deep fluctuations in the semiconductor 
surface over a very small area which arise as a strain-relief mechanism, often – but 
not exclusively – related to the formation of islands at the surface of strained 
semiconductor layers 
28
. Pit-defect nucleation is likely to occur in strained Si layers 
subjected to high temperature annealing 
29
. Again, it is uncertain whether these spots 
in figure 1(b) correspond to regular threading dislocations in the SRB or to traces of 
pit-defects which were present in the strained Si overlayer.  
Figure 2 shows a comparison of AFM images from 30 nm thick strained Si 
layers before [(figure 2(a)] and after [(figure 2(b)] annealing. The samples have not 
been subjected to any etch, therefore the images show the strained Si surface. The 
AFM scans of each sample reveal a common crosshatch pattern along the <110> 
directions. By using digital filters it was possible to examine finer morphological 
features of the surfaces. The filtered AFM image in figure 2(b) shows the presence of 
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pit-defects in the strained Si layer annealed at 1050 ºC, which contrasts with the as-
grown sample that does not exhibit pit-defects. These results are in agreement with 
the findings of Jang et al., 
29
 which suggest that pit-defect formation is instigated by 
high temperature.  
Lines following the crosshatch orientation are also revealed in the filtered 
AFM images of the 30 nm supercritical strained Si layer. These lines are atomic 
surface steps mostly due to misfit dislocations at the strained Si/SRB interface 
30
. 
Although these surface features observed on filtered AFM images can also be viewed 
without digital filters by performing high resolution AFM scans on very small areas 
of the surface, the likelihood of visualising at least one defect is dramatically reduced 
in this procedure compared with larger scan areas. Thus, figure 2 demonstrates that 
filters can be used on larger images to view pit-defects and surface steps. The surface 
step density of the annealed sample was ~ 2600 cm
-1
, which is in good agreement 
with the line defect density determined from the Schimmel etched surface shown in 
figure 1(b) (2800 cm
-1
). For the as-grown sample [figure 2(a)], the surface step 
density measured by AFM was 2000 cm
-1
 which also compares well with the line 
defect density determined by Schimmel etching, 2200 cm
-1
. The non-destructive AFM 
technique is therefore proven to be a fast and reliable method to assess the defect 
density of strained surface layers without the need for chemical treatment or TEM. 
However, a further technique is needed in order to determine whether the line defects 
observed using AFM and Schimmel etching are due solely to misfit dislocations or 
whether stacking faults also contribute to the line defect density. 
Figure 3 is a micrograph showing a top-down view of defects in the annealed 
80 nm strained Si layer following a 60 second exposure to the diluted Secco etch. 
According to the etch rate in Si (~ 0.6 nm/second), this exposure time is expected to 
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remove ~ 35 nm of the strained Si layer and so does not reach the strained Si/SRB 
interface. Consequently etch-pits and solid lines correspond to threading dislocations 
and stacking faults in the strained Si only. The TDD measured from the Secco 
experiment (2.5 x 10
7 
cm
-2
) is in good agreement with that obtained from the 
Schimmel etch shown in figure 1(b) (2.7 x 10
7
 cm
-2
), suggesting that threading 
dislocations in the strained Si are transferred from the SRB. Since the 80 nm strained 
Si film is metastable (i.e. above the Matthews-Blakeslee critical thickness but not 
reaching non-equilibrium relaxation), relaxation in the strained Si is mainly driven by 
the glide of pre-existing threading dislocations which extend from the bottom of the 
SRB up to the strained Si surface. As described by Loo et al. 
27
, the glide of threading 
arms in a partially relaxed SRB grown by C-incorporation (same layer structures as in 
this work) occurs within the SRB and results in the formation of misfit dislocation 
segments at the strained Si/SRB interface. The higher line defect density reported in 
this work for annealed (2800 cm
-1
) compared with as-grown material (2200 cm
-1
) is in 
agreement with the findings in 
27
, where it was demonstrated that high temperature 
exposure can instigate further relaxation ultimately increasing the MDD at the 
strained Si/SRB interface. Moreover, Secco and Schimmel etch experiment show that 
the TDD in the strained Si is almost the same as in the SRB, suggesting that no other 
relaxation mechanisms in addition to those described in 
27
 have taken place.  
The Secco experiment revealed the presence of stacking faults in the strained 
Si, confirming that some line defects observed in figure 1(b) are due to stacking faults 
rather than misfit dislocations. The MDD determined from figure 1(b) is 2800 cm
-1
 
and from figure 2(b) is 2600 cm
-1
, while the stacking fault density from Secco etch 
experiments is estimated to be approximately 60 cm
-1
. This indicates that ~2% of the 
line defects in figure 1(b) correspond to stacking faults in the strained Si layer. 
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Although 2% is only a small fraction of the total line-defect density, the electrical 
impact of a single stacking fault on the device can be more severe than that of misfit 
or threading dislocations 
13
. Hirashita et al. 
31
 have analysed relaxation in strained Si 
layers using TEM and reported that the ratio of 90º partial dislocations (with an 
associated stacking fault) can be up to 50% of the total line defect density for layers 
with high strain energy. Although this is a higher proportion of line defects than that 
observed in this work, the Secco etching method decorates only those stalking faults 
which extend up to the strained Si surface due to high strain energy 
12
. 
Figure 4(a) shows a tilt SEM image of the substrate decoration beneath the 
annealed 80 nm strained Si layer after Secco etch treatment. The etch penetrates into 
the stacking fault and reaches the SRB. Since the bottom of the stacking fault reaches 
the strained Si/SRB interface, the Secco solution contacts the underlying SiGe layer 
while only a small fraction of the strained Si overlayer has been removed. The etch 
rate in Si0.8Ge0.2 is considerably higher than in Si, therefore more material in the SiGe 
SRB beneath the stacking fault is removed. As a result, a decoration of the SiGe SRB 
can be seen beneath the stacking fault 
32
, with the stacking fault clearly observed as a 
linear fissure in the strained Si and the defect decoration as a cavern formed in the 
SRB. The strained Si and the SiGe SRB can readily be distinguished, confirming the 
stacking fault is in the strained Si. No stacking faults were observed in the 12 and 30 
nm strained Si layers.  
The SRB thickness can also be verified from figure 4(a). The cavern formed in 
the SRB is approximately 400 nm deep, in agreement with the total thickness of the 
SiGe SRB according to growth specifications (415 nm). The Secco solution rapidly 
removes the SiGe but stops at the bulk Si substrate due to the different etch rates. The 
subtle differences in alloy compositions within the SRB can also be identified due to 
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the etch rate being highly dependent on the Ge content 
18
: the shape of the cavern 
formed in the SRB beneath the stacking fault exhibits a slight variation at about 200 
nm below the strained Si/SRB interface, which corresponds to the interface between 
the Si0.78Ge0.22 and Si0.82Ge0.18 layers in the SRB. The amount of strained Si remaining 
after Secco etching (~ 30 nm) can be viewed in figure 4(b), which shows a cross-
sectional SEM image of the cavern formed at a threading dislocation site.  
Figure 4(c) shows a tilt view SEM image of the strained Si surface after Secco 
etching. Two stacking faults can be seen crossing each other. A circular etch pit ~ 140 
nm in diameter can also be seen. Due to its large diameter, this etch pit is attributed to 
a pit-defect rather than a threading dislocation. Etch pits due to threading dislocations 
have an average diameter of 30-40 nm following a 20 second exposure to the Secco 
solution. Therefore, it is easy to distinguish between threading dislocations and pit-
defects. 
SRB etch decorations also occur beneath other types of defects. Figure 5 
shows a cross-sectional SEM image of SRB etch decorations corresponding to a 
threading dislocation, a pit-defect, a pile-up and a stacking fault in the supercritical 
(80 nm) annealed strained Si sample. The size of each cavern relates to the size of the 
defect. Individual threading dislocations exhibit small caverns compared with pit-
defects. Caverns beneath pile-ups vary in size, depending on the number of 
dislocations forming the pile-up, and are sometimes as large as those beneath stacking 
faults. The inset in figure 5 is a top-down view of a region of the strained Si surface 
following Secco etching and shows a threading dislocation, a pit-defect and a pile-up. 
A large number of defects, each having different effects on the performance of 
devices, can therefore be identified using a combination of etches (destructive) and 
AFM (non-destructive). Accurate assessment of epitaxial heterolayers by multiple 
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characterisation techniques is required to avoid ambiguity. Advanced device 
technologies which benefit from this evaluation include strained Si, SSOI and SiGe 
on insulator. 
 
 
SUMMARY 
 
The present study has examined crystallographic defects in strained Si layers 
on thin SiGe SRB material. Digital filtering techniques on AFM images was used for 
the first time to enable the non-destructive quantification of surface steps commonly 
associated with misfit dislocations in strained Si/SiGe heterojunctions. The MDD 
determined non-destructively using the AFM method was in good agreement with that 
determined by chemical etching.  
Chemical etching of epitaxial layers using two etching techniques enables the 
revelation of dislocations in each epitaxial layer separately. Using a modified 
Schimmel solution with a high etch rate results in a rapid removal of strained Si, 
enabling the underlying SRB quality to be assessed. The TDD in the SRB and the 
MDD at the strained Si/SRB interface were evaluated using this technique. However 
other defects in the strained Si layer such as stacking faults or pit-defects can interfere 
with the interpretation of these data, therefore defects were also revealed separately in 
the strained Si layer. The low etch rate and high selectivity of a dilute Secco solution 
was shown to expose defects within the strained Si overlayer without reaching the 
SRB. Using this two-fold etch procedure the proportion of line defects observed from 
the Schimmel experiment could be attributed to both MDD and stacking faults. The 
Schimmel experiment revealed a line defect density of 2800 cm
-1
, normally attributed 
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solely to the MDD at the strained Si/SRB interface. However, using the combined 
etches it is estimated that 2% of the line defects are ascribed to stacking faults in the 
strained Si overlayer. The TDD in the SRB matched the TDD in the strained Si.  
Using a Secco solution etch pits having a diameter of 30-40 nm were formed 
at threading dislocations sites in the strained Si, while etch pits ~140 nm wide formed 
at pit-defect sites. Pit-defects were only observed in annealed material. The presence 
of pit-defects in the strained Si overlayer was validated by applying digital filters to 
AFM data.  
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FIGURE CAPTIONS 
 
Figure 1. Micrographs of 80 nm strained Si samples following Schimmel etching: (a) 
as-grown; (b) annealed at 1050 ºC. Etch pits due to threading dislocations (TD) and 
defect lines often attributed to misfit dislocations (MD) are highlighted.  
 
Figure 2. 10 x 10 m2 AFM scans on 30 nm (unetched) strained Si layers showing the 
unfiltered and the high-pass filtered images: (a) as-grown; (b) annealed at 1050 ºC. 
Surface steps and pit-defects (PD) are visible in the filtered images. 
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Figure 3. Optical micrograph of an annealed (1050 ºC) 80 nm strained Si layer 
following Secco etch. 
 
Figure 4. SEM images of the 80 nm annealed strained Si sample: (a) tilt view image 
of a stacking fault (SF) in the strained Si layer revealed by Secco etching; (b) cross-
sectional view of the decoration in the SRB beneath a threading dislocation (TD); (c) 
tilt view of the strained Si surface following Secco etching, showing an etch-pit due to 
a pit-defect (PD) and the crossing of two stacking faults. 
 
Figure 5. Cross-sectional SEM image of the substrate etch SRB decorations or etch 
caverns beneath a threading dislocation (TD), pit-defect (PD), pile-up (PU) and 
stacking fault (SF) of the 80 nm strained Si sample. The inset shows a top-down view 
of a region of the etched surface featuring a threading dislocation, a pit-defect and a 
pile-up. 
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